In this day and age utilizing convenient gadgets are chiefly being used which turned out to be every day need in our life's in which control utilization is principle situation which requests low power. This should be possible with procedures and principles while planning. To build control utilization through VLSI innovation CMOS (NMOS, PMOS) Transistor circuits are utilized and the sub-micron innovation likewise utilized for the prerequisite of low power gadgets increments altogether. Spillage current and power dispersal in both static and dynamic must be thought about which can bother the gadget execution. This paper presents strategies to lessen the power scattering and different philosophies to expand the speed of gadget. This can be useful in future low power innovation.
Keywords : Leakage Current; Dynamic Power Dissipation; CMOS; static power dissipation.
Author : Kurapati Divya
Title : CMOS/VLSI Circuit for Power Optimization on Portable Devices
Volume/Issue : 2020;02(1)
Page No : 1-5
