

CMOS/VLSI Circuit for Power Optimization on Portable Devices

Kurapati Divya

Abstract : In this day and age utilizing convenient gadgets are chiefly being used which turned out to be every day need in our life's in which control utilization is principle situation which requests low power. This should be possible with procedures and principles while planning. To build control utilization through VLSI innovation CMOS (NMOS, PMOS) Transistor circuits are utilized and the sub-micron innovation likewise utilized for the prerequisite of low power gadgets increments altogether. Spillage current and power dispersal in both static and dynamic must be thought about which can bother the gadget execution. This paper presents strategies to lessen the power scattering and different philosophies to expand the speed of gadget. This can be useful in future low power innovation.

Keywords: Leakage Current; Dynamic Power Dissipation; CMOS; static power dissipation.

* Correspondence Author

Kurapati Divya, Department of ECE,
Rishi M.S Institute Of Engineering And Technology For Women, Hyderabad,
Email: divyasuji455@gmail.com

CMOS/VLSI Circuit for Power Optimization on Portable Devices

1. INTRODUCTION

Today more than 95 % of VLSI chips are made out of silicon. There are millions of transistors housed in this small chip. Silicon is a Group IV element semiconductor. It has a number of very desirable properties. The VLSI chip currently in the market is made of silicon and that too single crystal silicon. When talking about very high-speed circuits, we usually have them in bipolar junction transistors. BJT's have very high speed and when using about very high packing density, we usually used MOSFET like the DRAM chip. This is based on MOSFET technology, million transistors in a given area of integrated circuit and given area of silicon. The growth rate of chip shown in figure 1. Essentially VLSI technology divided in two branches. One is BJT technology and the other is MOSFET technology. The technology of processor clock rate has increased starting with 167 megahertz to 1,000 megahertz and most of the processors are now operating in the range of gigahertz. Now in the advancement of technology that means the size is gradually shrinking starting with 0.45 micron to 0.25 micron. The area of current technology processor is 60 nanometers to 45 nanometers. If keep on decreasing the size of processor, the supply voltage and power dissipation will reduce, but the peak power dissipation has increased from 30 to 100 watts. Power consumption has been a major concern on microprocessor. To overcome related to power dissipation problem, many scientists and researchers have proposed from the device level to the architectural level.




Figure 1: Growth rate of transistor on chip

Most of the processors used now a day's high-performance processors consume 100 watts. So, must be needed effective cooling and packaging technique because of the power dissipation, therefore need to develop very sophisticated packaging and cooling technique. On this paper explain various power dissipation causes of power consumption, and proposed possible solutions to minimize power dissipation in a CMOS device.

2. CMOS PD CONTROL TECHNIQUES

The sources of power dissipation in CMOS circuits can be broadly divided into two types, dynamic power and static power. The main difference between dynamic power and static power; dynamic power is essentially when the circuit is in operation or circuit is in action and doing some processing. Static power is when the circuit is in the standby mode some circuits are not in use it can be switched to standby mode [5]. The various power dissipation on microprocessor distribution shown on fig.2. The repeated charging and discharging of the output capacitance is necessary to transmit information in CMOS circuits.




Figure 2: Power Dissipation Distributions

The charging and discharging causes for the switched power dissipation. CMOS circuit there is a lot of capacitances. It is gate capacitance and interconnects capacitance. Various types of capacitances are present in a circuit and those capacitances gets charged and discharged during normal circuit operation. It leads to power dissipation and that is known as the switching power dissipation. There is a pull-up Network made of pMOS transistors and there is a pull-down network made of nMOS transistors. As shown on fig.3&4




Figure 3: CMOS pull-up and pull-down network

A complex CMOS circuit contains billions of capacitive circuit nodes, nodes that are charged and discharged during switching thereby dissipating power. All these node capacitors are charged through p-channel devices in the pull-up network, and discharged through n-channel devices in the pull-down network [2]. Power dissipation per charge or discharge can be expressed by equation.

$$P_{\text{dyn}} = \alpha C_L V_{DD}^2 f$$

Where, P is the power consumed, α activity factor, C the switched load capacitance, V the supply voltage and f the clock frequency. A clock in a system has activity factor of $\alpha = 1$, since it rises and falls every cycle. Mostly the activity factor of the data is 0.5. Dynamic power dissipation can be computed effectively if the right load capacitance estimated at the nodes and by factoring in the activity factors [2].





Figure 4: CMOS inverter used in the dynamic power-dissipation analysis

Second type of power dissipation dynamic power dissipation is known as short-circuit power dissipation. CMOS circuit when the output is 1 then the pMOS network path is on and circuit is open, but the nMOS network path is closed and circuit is on. The other hand when the output is 0 the nMOS network path is open, the pMOS network path is closed [4]. In other words there is no direct path from supply to ground. Shown in figure 5. This is a simple inverter circuit; when the input is 1 nMOS is on, when the input is 0 pMOS is on, but normally for low and high inputs there is no direct path from the supply voltage to ground. There should not be any short circuit path, short-circuit current passing through the transistor but when the input changes slowly from 0 to 1 or low to high or from high to low, there is a region in between where both the transistors are on.



CMOS/VLSI Circuit for Power Optimization on Portable Devices

Figure 5: CMOS inverter short-circuit current

When the input voltage is greater than the threshold voltage of the NMOS transistor and less than the threshold voltage than V_{DD} minus threshold voltage of the PMOS transistors, for that time of the input both the transistors will be on, and as a consequence there is a short circuit path from supply to ground [5]. This is known as short circuit power dissipation. As shown on characteristic due to Direct-Path Currents in figure 6. The formula describes the short-circuit power dissipation in a CMOS inverter without output load, where β is the gain factor, τ is the input rise/fall time of inverter and T is the input signal period.




Figure 6: VI characteristic

There is strong dependence on frequency and there is dependence on the rise time and fall time. Slow rise times on nodes can result in significant (20%) short-circuit power dissipation for loaded inverters. It is good practice to keep all edges fast, if power dissipation is a concern.

If assume that on first case on figure 7, the load capacitance is very large, on that condition the output fall time is significantly larger than the input rise time. Therefore short-circuit current is close to zero. Now on reverse case on fig.7, where the output capacitance is very small, and the output fall time is substantially smaller than the input rise time. The voltage of drain-source in pMOS device equals V_{DD} for most of the transition period, so the maximal short-circuit current. This analysis leads to the conclusion that the short-circuit dissipation is minimized by making the output rise/fall time larger than the input rise/fall time [3].




Figure 7: Impact of load capacitance on short-circuits current

On the other hand, making the output rise/fall time too large slows down the circuit and can cause short-circuit currents shown on waveform in fig.8.




Figure 8: CMOS inverter short-circuit

Leakage power dissipation, we know that standby power is essentially known as leakage power. When the circuit is in standby mode, the inputs are not changing. The circuit is in standby mode, but the circuit is connected to the supply voltage and as a result, it will lead to some power dissipation. It is primarily due to leakage current. This is a typical MOS transistor; here is the mention leakage current I_1 to I_5 contribution diagram on fig.9.




Figure 9: Leakage current contributions

The typical CMOS inverter as per diagram, combination of nMOS transistor & pMOS transistor. The nWell and p-type substrate made the combination of P & N type substrate. Therefore it considers as a diode. It forms a diode and these diodes are reverse biased. When a diode is reverse-biased, it will have some reverse bias current.

This static power consumption P_s , can be calculated by equation

$$P_s = V_{CC} \times I_{CC}$$

Where: V_{CC} = supply voltage, I_{CC} = current into a device

The leakage current is dependent on temperature, active area of the device and reverse saturation current density. There are many transistors within a chip so take into consideration all the transistors. It has several million or a billion transistor within a chip now days.

3. RESULTS

If sum up all the currents passing through it. So if have 1 million transistors then this current is roughly equal to 0.1 micro volts. It is 1 billion then it will become thousand times of that then, it cannot really ignore any longer. When the number of transistors is small, it can be ignored, but when the number of transistors within a chip is very large, then the current due to these reverse biased diodes will be quite large when the threshold voltage V_T increases the channel gets activated and when channel gets increased pinch-off condition occurs due to the reverse leakage current the power dissipation occurs. The simulation results for power consumption with temperature dependent carriers.

4. CONCLUSION

Electronic design aims at striking a balance between performance and power efficiency. We tried to relate general-purpose low-power design solutions to successful chips that use them to various extents. The current need of every system is to have low power dissipations in various fields and various systems. After study on the switching power and the leakage power, observe that both of these powers are dependent on the power supply voltage V_{dd} . The switching power has squared dependence of the power, therefore need the requirement is scale down the power supply voltage. It is the best techniques to reduce the voltage by implementing the architecture driven device voltage scaling based system. These are pipelining and parallelization power reduction techniques. Low-power methodology is very important to achieve goal. If we able to reduce power dissipation the cost associated with packaging and cooling will reduce and overall system performance will increase.

REFERENCES

1. P. Fiorini, I. Doms, C. Van Hoof, and R. Vullers, "Micropower energy scavenging," in Proc. 34th ESSCIRC, 2008, pp. 4–9.
2. K. Ueno, T. Hirose, T. Asai, and Y. Amemiya, "A 300 nW, 15 ppm/C, 20 ppm/V CMOS voltage reference circuit consisting of subthreshold MOSFETs," IEEE J. Solid-State Circuits, vol. 44, no. 7, pp. 2047–2054, Jul. 2009.
3. E. M. Camacho-Galeano and C. Galup-Montoro, "A 2- nW 1.1-V self-biased current reference in CMOS technology," IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 52, no. 2, pp. 61–65, Feb. 2005.
4. W. M. Sansen, F. O. Eynde, and M. Steyaert, "A CMOS temperature-compensated current reference," IEEE J. Solid-State Circuits, vol. 23, no. 3, pp. 821–824, Jun. 1988.
5. H. J. Oguey and D. Aebischer, "CMOS current reference without re-sistance," IEEE J. Solid-State Circuits, vol. 32, no. 7, pp. 1132–1135, Jul. 1997.
6. C.-H. Lee and H.-J. Park, "All-CMOS temperature- independent cur-rent reference," Electron. Lett., vol. 32, no. 14, pp. 1280–1281, Jul. 1996.
7. K. Ueno, T. Asai, and Y. Amemiya, "Current reference circuit for sub-threshold CMOS LSIs," in Proc. Ext. Abstr. Int. Conf. SSDM, 2008, pp. 1000–1001. S. M. Sze, Physics of Semiconductor Devices, 2nd ed. Hoboken, NJ: Wiley, 1981.
8. B. Razavi, Design of Analog CMOS Integrated Circuits. New York McGraw Hill, 2001, pp. 463–465.
9. B.S. Song, P.R. Gray, "A precision curvature- compensated CMOS band gap Reference," IEEE Journal of Solid State Circuits, vol. DC-18, pp.634-643, December 1983.