

# Static Random Access Memory with Half $V_{dd}$ and Dynamically Powered Read Port for High Speed and Low Switching Power Capabilities

Dr. Supratim Saha,

*Associate Professor, Department of Electronics & Communication Engineering*

*Faculty of Engineering and Technology, Swami Vivekanand Subharti University, Meerut, Uttar Pradesh, India*

*aryan.sup07@gmail.com*

**Abstract-** In this paper, we introduce a 10-transistor static random access memory cell that features an unbalanced read decoupled bit line (RBL) with a 4T read pin for high-speed operation. Based on the stored data bit, the RBL is pre-charged to half the cell's supply voltage and allowed to charge and discharge. The Complementary Data (QB) node is driven by an inverter that connects the RBL to the virtual power rails via a transmission gate during read operation. RBL rises to VDD level for a read of 1 and dumps to ground level for a read of 0. During write mode and standby mode, the virtual power rails have the same RBL precharge level value. During the reading process, these are connected to actual supply levels. Dynamic control of virtual rails significantly reduces RBL leakage. The proposed 12T cell is larger compared to the SRAM 10T and reduces read lag by more than 50% compared to the 10T. The general performance characteristics of the 12T and 10T are similar, and the general designs are designed and implemented at Tanner EDA.

**Keywords**— 10T, charge recycling, leakage reduction, low power, precharging, single ended (SE) read bit line (RBL), static random access memory (SRAM), virtual rails.

## I. INTRODUCTION

SRAM (static RAM) is random access memory (RAM) that retains bits of data in its memory as long as power is applied. Unlike dynamic RAM (DRAM), which stores bits in cells made up of a capacitor and a transistor, SRAM does not need to be updated periodically. Static RAM provides faster data access and is more expensive than DRAM. SRAM is used for a computer's cache memory and as part of the random access memory digital-to-analog converter on a video card.

## MOSFET MEMORY CONCEPT

The emergence of the MOSFET-based memory concept was first commercialized and refined in the 1970s. In 1968, IBM's Robert Dennard proposed the dynamic memory cell with a single MOSFET and capacitor. The first 2k-bit MOSFET-based dynamic random access memory (DRAM) chip was developed in 1971 with several process

improvements in leakage control. However, DRAM performance did not keep up with the performance of early processors due to long access times and a higher need for performance. The dynamic nature of DRAM requires that the memory be refreshed periodically so as not to lose the contents of the memory cells.

## II. SRAMS AND SOC

SRAMs continue to be important components in a variety of microelectronics applications, from consumer electronics to high-performance computing devices, multimedia, and system-on-chip (SoC) applications. Today's advanced processors and SoC applications require on-chip memory to meet the demands and requirements. However, due to geographical limitations and the high cost of each bit, it is not possible to install the required amount of memory on the chip. A SRAM cache is a group of bistable memory cells with peripheral circuits such as B. Decoders (row and column decoders), logic amplifiers, write drivers and bit line pre-processor circuits, and so on. The six-transistor (6T) SRAM cell is the most widely used standard in the industry; it has its limits. The 6T SRAM not only resists read and write requirements, but also reduces the static read noise margin (RSNM). The main factors to consider when designing SRAM in new nano meter technologies: 1) read stability; 2) written record; 3) reduced internet access; 4) power outage; 5) leakage currents; 6) bitline (BL) ION to IOFF ratio; and 7) diversity. Melting has become a constant in design because we are limited in use and search for low-power circuits, designs and system-level technologies. In addition, the static random access memory (SRAM) is the most important digital macro and its share in a system-on-chip (Soc) is constantly increasing.

Melting has become a major design influence [1], [2] as we hit the usability limit and circuit, design and system level techniques with low power consumption are explored [3], [4].

In addition, static random access memory (SRAM) is the most important digital macro device and its share in a system-on-chip (Soc) is constantly increasing as seen in innovations in leakage power related topics [5]. Reducing the power of the SRAM will not only reduce the power of the entire system, but will increase the yield and increase the reliability of the Soc. Although the six transistor (6T) SRAM cell is the most widely used standard in the industry, it has its own limitations. The 6T SRAM not only resists read and write requirements, but also reduces the static read noise margin (RSNM).

### III. EXISTING METHOD

An SRAM cell must hold, read and write data. A SRAM cell uses the concept of cross-coupled inverters (INVs) to store one bit of information in an integrated manner. Input transistors provide the mechanism for read and write operations. Before each input, the column BL pair (BL and BLB) is pre-applied to the supply voltage. For a write operation, one of the previously loaded BLs is released by the write driver. Figure 1(a) shows a single column of M 6T SRAM cells where a cell is in read mode with data = 0 ( $Q_a = 0$ ) while the other M-1 cells are in hold mode. Leakage units are labeled and since all leakage is worst M-1 data store=1 ( $Q_u=1$ ). Iread flows from BL to VSS through AL and NL of the input cell and the BL voltage is reduced. A cell in the BL that does not appear to have BL leakage.  $I_{uLeak0}$  is the main BL leak and  $I_{uLeak1}$  is insignificant because the VDS of AR of the unaccessed cell is large and the VDS of its AL is very small (different from 0 to  $\_VBL$ ). These leakage currents reduce the BL voltage differential development. In the worst case, even if there are many cells in a single column, the leakage BL can lower the voltage BLB which can lead to wrong charging. Therefore,  $I_{read}$  is greater than  $(M - 1) \times I_{uLeak0}$ , where M is the number of cells in a single column. During reading, the internal node of cell 6T, which stores a zero ( $Q_a$ ), is in the read current path and the voltage increases during the reading process. This voltage increase ( $\_V$ ) affects the measurement of the transistor. For better readings, the  $\beta$  ratio, defined as  $((W/L)_N)/((W/L)_A)$  should be greater than 1 (typically 2 to 3). The HSNM and RSNM butterfly curves (top) [24] and the local disturbance of the QB node for a slowly increasing WL signal (bottom) also exist. Increasing the voltage at node  $Q_a$  not only reduces the cell stability but also helps the overall

system.




Fig 1: Conventional SRAM Design




Fig 2: Various SRAM Read ports

### IV. PROPOSED METHOD

A 10T SRAM cell with SE RBL is shown in Fig.3. We add a 4T read port to the 6T cell to separate local nodes during the read. The read port consists of an INV P1-N1 driven by the QB node and a transmit gate (TG) P2-N2. The output (Z) of the INV connected via TG to RBL during reading, controlled by (reading) control signals. Also, the read port is used by the virtual control channels, VVDD and VVSS, which are controlled. These virtual control channels (control signals) run and only receive real traffic values during the reading process. To reduce RBL leakage, the level of both electric motors is equal to the RBL precharge level. A 10T SRAM cell using an INV and a TG was previously proposed. However, our proposed 10T plan differs from the previous plan in the following ways. 1) The 10T cell-based INV + TG is application specific while our proposed strategy is generic. 2)

We have used strong power cables for the read port. 3) We precharge RBL at  $V_{DD}/2$ , whereas the previous 10T design eliminated the precharge phase and used INV to fully charge or discharge the RBL.

4) The basic reading technique of both layouts is completely different. The main idea of the proposed design is to "load or unload the  $V_{DD}/2$  read BL for each read". The above design download from  $V_{DD}$  to  $V_{SS}$  or upload from  $V_{SS}$  to  $V_{DD}$ .

5) A powerful INV was previously used to create a full  $V_{DD}$  swing on the RBL. In the proposed design, RBL is precharged to  $V_{DD}/2$  and only a small voltage differential (comparable to 6T) is created for each read cycle.

6) In the proposed design, the RBL shows some change (positive or negative) from its preloaded value of  $v_{dd}/2$  for each read cycle. However, in the RBL would not change for consecutive similar bit reads. RBL would only change if the consecutive bits read are different.




Fig 3: Proposed SRAM cell with row-wise read port dynamic power lines.

### V. RESULTS




Fig. 4 : Power results for  $v_1$   $v_2$  and  $v_3$




Fig. 5 : Average Power results




Fig. 6: Graphical representation

### VI. CONCLUSIONS

In this document, we introduce our 10T SRAM cell, which uses a 4T read port and SE-RBL. RBL is precharged at half the supply voltage and charges or discharges depending on the bit stored during the read operation. For a read 0 operation, RBL is discharged via TG and the nMOS transistor, and for the next precharge, RBL receives power from VP. For a Read 1 operation, RBL is charged from  $v_{dd}/2$  to  $v_{dd}$  through the virtual read port. For the next precharge, the RBL level is

reduced and current flows from RBL to VP. By precharging per VP (which is half of vdd) and charging recycling mechanism, the LP10T only consumes less than the existing system.

#### REFERENCES

[1] T. Mudge, "Power: A first-class architectural design constraint," *Computer*, vol. 34, no. 4, pp. 52–58, Apr. 2001.

[2] N. S. Kim et al., "Leakage current: Moore's law meets static power," *Computer*, vol. 36, no. 12, pp. 68–75, Dec. 2003.

[3] G. Venkatesh et al., "Conservation cores: Reducing the energy of mature computations," *ACM SIGARCH Comput. Archit. News*, vol. 38, no. 1, p. 205, 2010.

[4] A. H. Shamsan, S. Balu Raskar, S. Saha, K. Suleimenova, S. Madkar and A. Sagybekova, "Network Communication Technologies and its Role in Enabling Effective Communication," 2022 6th International Conference on Trends in Electronics and Informatics (ICOEI), 2022, pp. 697-702, doi: 10.1109/ICOEI53556.2022.9776851.

[5] Saha, S., & Shelote, S. (2018). Innovations In Techniques And Design Strategies For Leakage And Overall Power Reduction In Cmos Vlsi Circuits: A Review. *IJRAT*. Retrieved December 16, 2022, from <https://www.ijrat.org/>

[6] J. Singh, S. P. Mohanty, and D. Pradhan, *Robust SRAM Designs and Analysis*. New York, NY, USA: Springer-Verlag, 2012.

[7] M. A. Rahma and M. Anis, *Nanometer Variation-Tolerant SRAM: Circuits and Statistical Design for Yield*. New York, NY, USA: Springer-Verlag, 2012.

[8] Supratim Saha<sup>1</sup>, Dr. Amit Kumar Jain<sup>2</sup> "Analysis of Control Strategies of Leakage Power Considering Decoder Optimization" *Solid State Technology* ISSN 0038-111X, Vol-63 Issue-5, 2021.

[9] M.-H. Tu et al., "A single-ended disturb-free 9T sub threshold SRAM with cross-point data-aware write word-line structure, negative bit-line, and adaptive read operation timing tracing," *IEEE J. Solid-State Circuits*, vol. 47, no. 6, pp. 1469–1482, Jun. 2012.

[10] B. Wang, T. Q. Nguyen, A. T. Do, J. Zhou, M. Je, and T. T. H. Kim, "Design of an ultra-low voltage 9T SRAM with equalized bitline leakage and CAM-assisted energy efficiency improvement," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 62, no. 2, pp. 441–448, Feb. 2015.

[11] S. Lin, Y.-B. Kim, and F. Lombardi, "A low leakage 9t SRAM cell for ultra-low power operation," in *Proc. 18th ACM Great Lakes Symp. VLSI*, 2008, pp. 123–126.

[12] B. H. Calhoun and A. P. Chandrakasan, "A 256-kb 65-nm sub-threshold SRAM design for ultra-low-voltage operation," *IEEE J. Solid-State Circuits*, vol. 42, no. 3, pp. 680–688, Mar. 2007.

[13] Neha S. Chourasia, Kanchan Dhote, Supratim Saha, "Analysis on Hand Gesture Spotting using Sign Language through Computer Interfacing ", *International Journal of Engineering Science and Innovative Technology (IJESIT)* Volume 3, Issue 3, May 2014.

[14] K. Takeda et al., "A read-static-noise-margin-free SRAM cell for low-VDD and high-speed applications," *IEEE J. Solid-State Circuits*, vol. 41, no. 1, pp. 113–121, Jan. 2006.

[15] R. Saeidi, M. Sharifkhani, and K. Hajsadeghi, "A subthreshold symmetric SRAM cell with high read stability," *IEEE Trans. Circuits Syst. II, Express Briefs*, vol. 61, no. 1, pp. 26–30, Jan. 2014.

[16] Z. Liu and V. Kursun, "Characterization of a novel nine-transistor SRAM cell," *IEEE Trans. Very Large Scale Integr. (VLSI) Syst.*, vol. 16, no. 4, pp. 488–492, Apr. 2008.

[17] Kumar Jain Supratim Saha, Dr. Amit. "Low Leakage Approximate Multiplier Design for High Performance Error Tolerant Applications | Psychology and Education Journal." *Low Leakage Approximate Multiplier Design for High Performance Error Tolerant Applications | Psychology and Education Journal*, 10 Feb. 2021, [psychologyandeducation.net/pae/index.php/pae/article/view/2987](https://psychologyandeducation.net/pae/index.php/pae/article/view/2987).

[18] I. J. Chang, J.-J. Kim, S. P. Park, and K. Roy, "A 32 kb 10T sub-threshold SRAM array with bit-interleaving and differential read scheme in

90 nm CMOS," *IEEE J. Solid-State Circuits*, vol. 44, no. 2, pp. 650–658, Feb. 2009.

[19] Supratim Saha, "Low Power AES Algorithm Implementation for Wireless Communication", *International Journal of Engineering Research & Technology (IJERT)*, ISSN: 2278-0181, Vol. 2 Issue 8, August - 2013. pp. 29-31.

[20] K. Nii et al., "A 45-nm single-port and dual-port SRAM family with robust read/write stabilizing circuitry under DVFS environment," in *Proc. IEEE Symp. VLSI Circuits*, Jun. 2008, pp. 212–213.

[21] F. Hamzaoglu et al., "A 3.8 GHz 153 Mb SRAM design with dynamic stability enhancement and leakage reduction in 45 nm high-k metal gate CMOS technology," *IEEE J. Solid-State Circuits*, vol. 44, no. 1, pp. 148–154, Jan. 2009.

[22] T. Song, S. Kim, K. Lim, and J. Laskar, "Fully-gated ground 10T-SRAM bitcell in 45 nm SOI technology," *Electron. LettS.*, vol. 46, no. 7, pp. 515–516, Apr. 2010.

[23] K. Kanda, T. Miyazaki, M. K. Sik, H. Kawaguchi, and T. Sakurai, "Two orders of magnitude leakage power reduction of low voltage SRAM's by row-by-row dynamic VDD control (RRDV) scheme," in *Proc. 15th Annu. IEEE Int. ASIC/SoC Conf.*, Sep. 2002, pp. 381–385.

[24] E. Seevinck, F. J. List, and J. Lohstroh, "Static-noise margin analysis of MOS SRAM cells," *IEEE J. Solid-State Circuits*, vol. 22, no. 5, pp. 748–754, Oct. 1987.

[25] M. H. Abu-Rahma, M. Anis, and S. S. Yoon, "Reducing SRAM power using fine-grained wordline pulswidth control," *IEEE Trans. Very Large Scale Integr. (VLSI) Syst.*, vol. 18, no. 3, pp. 356–364, Mar. 2010.

[26] M. Alioto, "Ultra-low power VLSI circuit design demystified and explained: A tutorial," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 59, no. 1, pp. 3–29, Jan. 2012.

[27] G. Pasandi and S. M. Fakhraie, "A 256-kb 9T near-threshold SRAM with 1k cells per bitline and enhanced write and read operations," *IEEE Trans. Very Large Scale Integr. (VLSI) Syst.*, vol. 23, no. 11, pp. 2438–2446, Nov. 2015.

[28] S. Ahmad, M. K. Gupta, N. Alam, and M. Hasan, "Single-ended Schmitt-trigger-based robust low-power SRAM cell," *IEEE Trans. Very Large Scale Integr. (VLSI) Syst.*, vol. 24, no. 8, pp. 2634–2642, Aug. 2016.

[29] B. D. Yang, "A low-power SRAM using bit-line charge-recycling for read and write operations," *IEEE J. Solid-State Circuits*, vol. 45, no. 10, pp. 2173–2183, Oct. 2010